Support User Manuals

Intel PXA255 Speaker System User Manual

Open as PDF

of 600

Intel® PXA255 Processor Developer’s Manual 12-49

USB Device Controller

0x4060_0010 UDCCS0 UDC Endpoint 0 Control/Status Register

0x4060_0014 UDCCS1 UDC Endpoint 1 (IN) Control/Status Register

0x4060_0018 UDCCS2 UDC Endpoint 2 (OUT) Control/Status Register

0x4060_001C UDCCS3 UDC Endpoint 3 (IN) Control/Status Register

0x4060_0020 UDCCS4 UDC Endpoint 4 (OUT) Control/Status Register

0x4060_0024 UDCCS5 UDC Endpoint 5 (Interrupt) Control/Status Register

0x4060_0028 UDCCS6 UDC Endpoint 6 (IN) Control/Status Register

0x4060_002C UDCCS7 UDC Endpoint 7 (OUT) Control/Status Register

0x4060_0030 UDCCS8 UDC Endpoint 8 (IN) Control/Status Register

0x4060_0034 UDCCS9 UDC Endpoint 9 (OUT) Control/Status Register

0x4060_0038 UDCCS10 UDC Endpoint 10 (Interrupt) Control/Status Register

0x4060_003C UDCCS11 UDC Endpoint 11 (IN) Control/Status Register

0x4060_0040 UDCCS12 UDC Endpoint 12 (OUT) Control/Status Register

0x4060_0044 UDCCS13 UDC Endpoint 13 (IN) Control/Status Register

0x4060_0048 UDCCS14 UDC Endpoint 14 (OUT) Control/Status Register

0x4060_004C UDCCS15 UDC Endpoint 15 (Interrupt) Control/Status Register

0x4060_0050 UICR0 UDC Interrupt Control Register 0

0x4060_0054 UICR1 UDC Interrupt Control Register 1

0x4060_0058 USIR0 UDC Status Interrupt Register 0

0x4060_005C USIR1 UDC Status Interrupt Register 1

0x4060_0060 UFNHR UDC Frame Number Register High

0x4060_0064 UFNLR UDC Frame Number Register Low

0x4060_0068 UBCR2 UDC Byte Count Register 2

0x4060_006C UBCR4 UDC Byte Count Register 4

0x4060_0070 UBCR7 UDC Byte Count Register 7

0x4060_0074 UBCR9 UDC Byte Count Register 9

0x4060_0078 UBCR12 UDC Byte Count Register 12

0x4060_007C UBCR14 UDC Byte Count Register 14

0x4060_0080 UDDR0 UDC Endpoint 0 Data Register

0x4060_0100 UDDR1 UDC Endpoint 1 Data Register

0x4060_0180 UDDR2 UDC Endpoint 2 Data Register

0x4060_0200 UDDR3 UDC Endpoint 3 Data Register

0x4060_0400 UDDR4 UDC Endpoint 4 Data Register

0x4060_00A0 UDDR5 UDC Endpoint 5 Data Register

0x4060_0600 UDDR6 UDC Endpoint 6 Data Register

0x4060_0680 UDDR7 UDC Endpoint 7 Data Register

0x4060_0700 UDDR8 UDC Endpoint 8 Data Register

0x4060_0900 UDDR9 UDC Endpoint 9 Data Register

Table 12-33. USB Device Controller Register Summary (Sheet 2 of 3)

Address Name Description

previous next