www.ti.com
15
14
13
13
13
13
13
13
13
12
12
11
10
10
9
A0 A1 B0 B1A30 A31 B30 B31 C0 C1 C2 C3 C31
AHCLKR/X (Falling Edge Polarity)
AHCLKR/X (Rising Edge Polarity)
AFSR/X (Bit Width, 0 Bit Delay)
AFSR/X (Bit Width, 1 Bit Delay)
AFSR/X (Bit Width, 2 Bit Delay)
AFSR/X (Slot Width, 0 Bit Delay)
AFSR/X (Slot Width, 1 Bit Delay)
AFSR/X (Slot Width, 2 Bit Delay)
AXR[n] (Data Out/Transmit)
ACLKR/X (CLKRP = CLKXP = 0)
(B)
ACLKR/X (CLKRP = CLKXP = 1)
(A)
TMS320C6727,TMS320C6726,TMS320C6722
Floating-PointDigitalSignalProcessors
SPRS268E–MAY2005–REVISEDJANUARY2007
A.ForCLKRP=CLKXP=1,theMcASPtransmitterisconfiguredforfallingedge(toshiftdataout)andtheMcASP
receiverisconfiguredforrisingedge(toshiftdatain).
B.ForCLKRP=CLKXP=0,theMcASPtransmitterisconfiguredforrisingedge(toshiftdataout)andtheMcASP
receiverisconfiguredforfallingedge(toshiftdatain).
Figure4-30.McASPOutputTimings
SubmitDocumentationFeedbackPeripheralandElectricalSpecifications79