Filter
Top Products
41
MDX-CA680/CA680X
4-17. IC PIN FUNCTION DESCRIPTION
• SERVO BOARD IC301 CXD2662R
Pin No. Pin Name I/O Description
1 MNT0 (FOK) O
Focus OK signal output to the MD mechanism controller (IC501)
“H” is output when focus is on (“L”: NG)
2 MNT1 (SHOCK) O
Track jump detection signal output to the MD mechanism controller (IC501)
3 MNT2 (XBUSY) O
Busy monitor signal output to the MD mechanism controller (IC501)
4 MNT3 (SLOCK) O
Spindle servo lock status monitor signal output to the MD mechanism controller (IC501)
5SWDTI
Writing serial data signal input from the MD mechanism controller (IC501)
6 SCLK I
Serial data transfer clock signal input from the MD mechanism controller (IC501)
7 XLAT I
Serial data latch pulse signal input from the MD mechanism controller (IC501)
8 SRDT O (3)
Reading serial data signal output to the MD mechanism controller (IC501)
9 SENS O (3)
Internal status (SENSE) output to the MD mechanism controller (IC501)
10 XRST
I
Reset signal input from the MD mechanism controller (IC501) “L”: reset
11
SQSY O
Subcode Q sync (SCOR) output to the MD mechanism controller (IC501)
“L” is output every 13.3 msec Almost all, “H” is output
12
DQSY O
Digital In U-bit CD format subcode Q sync (SCOR) output terminal
“L” is output every 13.3 msec Almost all, “H” is output Not used (open)
13 RECP I
Laser power selection signal input terminal
“L”: playback mode, “H”: recording mode (fixed at “L” in this set)
14 XINT O Interrupt status output to the MD mechanism controller (IC501)
15 TX O
Recording data output enable signal input terminal
Writing data transmission timing input (Also serves as the magnetic head on/off output)
Not used (fixed at “L”)
16 OSCI I System clock signal (1024Fs=45 MHz) input from the oscillator circuit
17 OSCO O System clock signal (1024Fs=45 MHz) output terminal Not used (open)
18 XTSL I
Input terminal for the system clock frequency setting
“L”: 45.1584 MHz, “H”: 22.5792 MHz (fixed at “L” in this set)
19 DIN0 I
Digital audio signal input terminal when recording mode Not used (fixed at “L”)
20
DIN1 I Digital audio signal input terminal when recording mode Not used (fixed at “L”)
21
DOUT O Digital audio signal output terminal when playback mode Not used
22
DADTAI I Recording data input terminal Not used (fixed at “L”)
23
LRCKI I L/R sampling clock signal (44.1 kHz) input terminal Not used (fixed at “L”)
24
XBCKI I Bit clock signal (2.8224 MHz) input terminal Not used (fixed at “L”)
25
ADDT I Recording data input terminal Not used (fixed at “L”)
26
DADT O Playback data output to the PCM1718E (IC101)
27
LRCK O L/R sampling clock signal (44.1 kHz) output to the PCM1718E (IC101)
28
XBCK O Bit clock signal (2.8224 MHz) output to the PCM1718E (IC101)
29 FS256 O
Clock signal (11.2896 MHz) output to the PCM1718E (IC101)
30 DVDD — Power supply terminal (+3.3V) (digital system)
31 to 34
A03 to A00 O Address signal output to the D-RAM (IC307)
35
A10 O
Address signal output to the external D-RAM Not used (open)
36 to 40
A04 to A08 O Address signal output to the D-RAM (IC307)
41 A11 O
Address signal output to the external D-RAM Not used (open)
42 DVSS — Ground terminal (digital system)
43 XOE O Output enable signal output to the D-RAM (IC307) “L” active
44 XCAS O Column address strobe signal output to the D-RAM (IC307) “L” active
45 A09 O Address signal output to the D-RAM (IC307)
(DIGITAL SIGNAL PROCESSOR, DIGITAL SERVO PROCESSOR, EFM/ACIRC ENCODER/DECODER,
SHOCK PROOF MEMORY CONTROLLER, ATRAC ENCODER/DECODER)