Filter
Top Products
of
Filename:
Mod: PCB Rev: Sheet
Save Date:
CX
Schematic Rev:
Design Team:
Drawn By:
TI
Print Date
PROJECT:
of
Filename:
Mod: PCB Rev: Sheet
Save Date:
CX
Schematic Rev:
Design Team:
Drawn By:
TI
Print Date
PROJECT:
0
0
1
1
0
1
0
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
0
1
0
1
20
26
32
36
FM2
GAIN1
FM0
CFG2 CFG1
BTL
FROM
SPDIF
FROM
ADC
FROM
SPDIF
PGND
PGND
PGND
PGND
PGND
RYAN KEHR
NC
JULY 10, 2007
NC 3
LDN
BTL
0
0
0
0
1
1
1
1
0
0
1
1
PGND
FM1 SERIAL DATA FORMAT
FORMAT CONTROL
GAIN0 CHANNEL GAIN (dB)
GAIN CONTROL
OUTPUT MODE
DEFAULT JUMPERED TO 4xSE MODE
SE
DEFAULT
MUTE
POWER
MUTE
VALID
PGND
NC 6
Tue Jul 10, 2007
TO SUBWOOFER CONNECTOR
BLT=SHUNTS IN
SE=SHUNTS OUT
SE
BLT=SHUNTS IN
SE=SHUNTS OUT
SE
BLT=SHUNTS IN
SE=SHUNTS OUT
SE
16Bit RJ
18Bit RJ
20Bit RJ
24Bit RJ
16-24Bit I2S(DEFAULT)
16-24Bit LJ
RESERVED
TEST MODE
DOWN
MASTER RESET
TO SPDIF
BLT=SHUNTS IN
SE=SHUNTS OUT
CONFIG CONTROL
TAS5704EVM.SCH
2CH/BTL/AD
2CH/BTL/BD
2.1CH/2xSE/1xBTL
4CH/4xSE(DEFAULT)
SHUTDOWN
3.3V DECOUPLING
TAS5704 I/O
TAS5704PAP
U1
FROM SUBWOOFER DAUGHTERCARD
TAS5704 EVALUTION MODULE
ENGINEERING EVALUATION ONLY